585,987 active members*
4,623 visitors online*
Register for free
Login
Results 1 to 2 of 2
  1. #1
    Join Date
    Oct 2007
    Posts
    49

    Kflop JP5 (new user).

    Stretching several rusty skills at once, I have got an optical (limit) switch driving a CMOS inverter.

    I have got the output (+5V) of the CMOS inverter attached to a pin on JP5 of Kflop. I am happy that this is working.

    I have a loop reading the inputs and displaying them:
    0 0 1 1 1 1 0 0
    1 1 1 1 1 1 0 0
    1 1 1 1 1 1 0 0
    1 1 1 1 1 1 0 0
    1 1 1 1 1 1 0 0
    1 1 1 1 1 1 0 0
    1 1 1 1 0 1 0 0
    1 1 1 0 0 0 0 0
    1 1 0 0 0 0 0 0
    1 1 0 0 0 0 0 1.......

    I have used SetBitDirection for the 8 pins.

    I was hoping to see the switch voltage output on either pin1 or pin8 Readbit 36 or 43... but the output just cycles on all 8 regardless of switch output voltage.

    What current does the input need? Why are digital inputs floating?

    Could it be an earth issue?

    N.B. this is the first thing I have done with the Kflop, it is only powered by USB and has no option cards plugged in.

    Please presume that I am stupid and have missed something basic that I really should know about!

    Thanks,

    Jon
    Sliding down the razor blade of life.

  2. #2
    Join Date
    May 2006
    Posts
    4045
    Hi Jon,

    I'm not sure I fully understand your issue, but yes the inputs on JP5 are floating and if not connected to anything will float to any level and may read random states or often follow the state of an adjacent pin. The inputs are CMOS so are very high impedance (meg ohms).

    All KFLOP inputs are 3.3V LVTTL FPGA inputs with diode protection clamping to the 3.3V power rail. Some pins (all JP5 pins and some JP7pins) have a series 47 ohm resistor which allows the pin to be driven to 5V without damage. However when this happens the protection diode draws a fair amount of current and bleeds some small current into an adjacent pin in some cases. This doesn't cause any major problems but should be avoided if possible by not driving the pin above 3.8V. Most 5V TTL outputs do not drive above 3.8V.

    IO pins on KFLOP JP4 and JP6 are 3.3V only and will cause damage if driven to +5V. But the first 8 of 10 IO on each connector have strong 150ohm termination resistors (pull downs) that may work better for you.

    HTH
    TK
    http://dynomotion.com

Similar Threads

  1. LimitSwitch and the KFLOP
    By Fish4Fun in forum Dynomotion/Kflop/Kanalog
    Replies: 5
    Last Post: 01-06-2016, 09:17 AM
  2. My Kflop/Kanalog test bed
    By PEU in forum Dynomotion/Kflop/Kanalog
    Replies: 6
    Last Post: 05-31-2013, 04:55 PM
  3. Not getting +5 VDC output with KFlop
    By nova24 in forum Dynomotion/Kflop/Kanalog
    Replies: 0
    Last Post: 01-30-2012, 03:31 AM
  4. KFLOP Capabilities
    By Rob K in forum Dynomotion/Kflop/Kanalog
    Replies: 3
    Last Post: 11-26-2011, 05:57 PM
  5. Forum for Dynomotion/Kflop
    By Al_The_Man in forum Dynomotion/Kflop/Kanalog
    Replies: 0
    Last Post: 11-20-2011, 05:14 AM

Posting Permissions

  • You may not post new threads
  • You may not post replies
  • You may not post attachments
  • You may not edit your posts
  •